JOIN ADRE 2.0 Telegram Group

Memory Organization - Computer System Archiitecture Objective Questions and Answers

Questions
6 A nano control memory is implemented to
A improve the speed of execution
B reduce the overall control memory size
C reduce the complexity of hardware
D none of the above

Answer: Option [B]
7 In the memory hierarchy the fastest memory is
A SRAM
B Cache
C Registers
D DRAM

Answer: Option [C]
Advertisement
ADRE 2.0 Mock Test - 5 Start Test
ADRE 2.0 Mock Test - 5 Start Test

DOWNLOAD CURRENT AFFAIRS PDF FROM APP

8 A memory device in which a bit is stored as a charge across the stray capacitance
A SRAM
B EPROM
C DRAM
D Bubble memory

Answer: Option [C]
9 Cache memory is implemented using
A Dynamic RAM
B Static RAM
C PROM
D EPROM

Answer: Option [B]
10 Given a 256*4 RAM chips, how many chips are required to provide a memory capacity of 1 KB of RAM
A 1
B 8
C 4
D None of the above

Answer: Option [A]

ADRE 2.0 MOCK TEST

Take Mock Tests

Government Schemes Mock Test Start Test!
Political Science Mock Test – 42 Start Test
History Test – 190 Start Test
Quantitative Aptitude Test Start Test!
Trigonometry - Mock Test Start Test!
Data Interpretation - Mock Test Start Test!
General Awareness - Mock Test Start Test!
Reasoning Ability - Mock Test Start Test!
Englist(Antonyms) Mock Test 1 Start Test!
Quantitative Aptitude (Percentage) Mock Test Start Test!
Economy Mock Test 1 Unlock Test!
Books & Authors - Test 2 Unlock Test!

Chapters

Advertisement