JOIN ADRE 2.0 Telegram Group

Memory Organization - Computer System Archiitecture Objective Questions and Answers

Questions
6 A nano control memory is implemented to
A improve the speed of execution
B reduce the overall control memory size
C reduce the complexity of hardware
D none of the above

Answer: Option [B]
7 In the memory hierarchy the fastest memory is
A SRAM
B Cache
C Registers
D DRAM

Answer: Option [C]
Advertisement
Article and Schedule Quiz Start Test!

DOWNLOAD CURRENT AFFAIRS PDF FROM APP

8 A memory device in which a bit is stored as a charge across the stray capacitance
A SRAM
B EPROM
C DRAM
D Bubble memory

Answer: Option [C]
9 Cache memory is implemented using
A Dynamic RAM
B Static RAM
C PROM
D EPROM

Answer: Option [B]
10 Given a 256*4 RAM chips, how many chips are required to provide a memory capacity of 1 KB of RAM
A 1
B 8
C 4
D None of the above

Answer: Option [A]

ADRE 2.0 FULL LENGTH MOCK TEST

Take Mock Tests

Missiles Mock Test Start Test!
SSC MTS Mock Test Start Test
IBPS CLERK MOCK TEST Start Test
SSC MTS 2022 JULY 26 Shift 1 (ENGLISH) Start Test!
SSC GD Previous Year Paper 2021 Nov 17 Shift - I (Hindi) Start Test!
SSC CGL Tier - 1 PYP 2022 April 21 Shift- 1 (ENGLISH) Start Test!
MPSC PAPER I MOCK TEST 1 (ENGLISH) Start Test!
IB Security Assistant Mock test 1 (english) Start Test!
UP POLICE CONSTABLE MOCK TEST 1 Start Test!
DELHI POLICE CONSTABLE MOCK TEST 1 (HINDI) Start Test!

Chapters

Advertisement
Assam Direct Recruitment Test Series