JOIN ADRE 2.0 Telegram Group

Question

An adder-subtractor single unit can be designed using full adder and

A OR gates
B XOR gates
C NOR gates
D NAND gates
Answer & Explanation
Option: [B]

We use full adder and XOR gates to construct adder-subtractor

Advertisement
APSC CCE PRELIMS Mock Test - 1 Start Test
APSC CCE PRELIMS Mock Test - 2 Start Test

DOWNLOAD CURRENT AFFAIRS PDF FROM APP

APSC PRELIMS FULL LENGTH MOCK TEST

Take Mock Tests

Government Schemes Mock Test Start Test!
Political Science Mock Test – 42 Start Test
History Test – 190 Start Test
Quantitative Aptitude Test Start Test!
Trigonometry - Mock Test Start Test!
Data Interpretation - Mock Test Start Test!
General Awareness - Mock Test Start Test!
Reasoning Ability - Mock Test Start Test!
Englist(Antonyms) Mock Test 1 Start Test!
Quantitative Aptitude (Percentage) Mock Test Start Test!
Economy Mock Test 1 Unlock Test!
Books & Authors - Test 2 Unlock Test!
apsc cce prelims 2024 test series